Test Vector Reordering Method for Low Power Testing by K. Gunavathi, K. Paramasivam

Test Vector Reordering Method for Low Power Testing

K. Gunavathi, K. Paramasivam

76 pages paperback

1 edition

nonfiction art technology
More Options

Read With Others

Book Information

Powered by AI (Beta)
Loading...

Description

The book investigates test vector reordering algorithm for minimizing the power dissipation during testing of VLSI circuits. Testing plays a key role in design flow and is the major challenging task for design and test engineers. Power dissipation...

Show More

Community Reviews

Loading...

Content Warnings

Loading...