The Dynamic Vedic Multiplier Implemented in FPGA for DSP Applications by S. Sivaramakrishnan, K. Venkatesan, Gurumoorthy Vaithiyanathan

The Dynamic Vedic Multiplier Implemented in FPGA for DSP Applications

S. Sivaramakrishnan, K. Venkatesan, Gurumoorthy Vaithiyanathan

56 pages • missing pub info (view editions)

nonfiction business
Powered by AI (Beta)
Loading...

Description

Now-a-days an interest in the Vedic system is growing well in technology next to education. Developing a effective algorithim for VLSI from Vedic Mathematical Sutras(Formulae) in calculus, computing, square, Cube etc. Sri Bharati Krsna Tirthaji (1...

Read more

Community Reviews

Loading...

Content Warnings

Loading...